The VMM ASIC

George Iakovidis

BROOKHAVEN SCIENCE ASSOCIATES

The ATLAS New Small Wheel(s) Upgrade **²**

- The motivation of developing the VMM ASIC was the ATLAS NSW upgrade at CERN
- Biggest MPGD development and most complex part of the muon spectrometer ever built

The VMM front-end ASIC - **Evolution ³**

- **Mixed-signal**
- z 2-phase readout with external ADC
- **peak** and **timing** information
- **g** neighbouring readout
- sub-hysteresis

discrimination

of few timing outputs

- Mixed-signal
- **Continuous** readout
- **Ø** Current-output peak detector
- **Increased** range of **gains**
- **Three ADCs** per channel
- FIFOs, **serialised data with DDR**

- \overline{r} Sorialicad $\frac{d}{dx}$ condition $\frac{d}{dx}$ function $\frac{d}{dx}$ Serialised ART with DDR
- **ø Additional timing modes**
- দ্ৰ 64 timing outputs
- M Additional functions and fixes

in collaboration *The VMM was designed at BNL in collaboration with IFIN-HH* $\dddot{}$. . . It is fabricated in the 130nm Global Foundries 8RF-DM \sum *process (former IBM 8RF-DM)*

- **LVL0 pipeline** and buffering for ATI AS
- **SEU-tolerant logic**
- **Revised front-end** for high charge
	- and capacitance (2nF, 50pC, fast recovery)
- SLVS signals
- Reset controls
- **Timing at threshold**
- **Timing ramp optimisation**
- **Ion tail suppressor** (fast recovery)
- Int. Pulser range extension
- **Ø** ART synchronisation to BC clock
- **additional functions and fixes**
- **VMM3a fixed open bugs** from
	- VMM3 and introduce some stability fixes on the ADCs and Front-end

VMM3a - Production Version !

VMM3/3a 2015-2017 130mm2 10M FETs (160k/ch.)

~10mW/channel

An actual photo of the ASIC **⁴**

• The ASIC features **64 channels** that extend along the size of the die. At the end the L0 section (explained in later slides) is separated to isolate the noise from the digital activity

VMM3a **Amplifier & Shaper ⁵**

- Input transistor: **PMOS,** 3 stage amplifier,
	- 2 stages used for **adjustable gain**: 0.5, 1, 3, 4.5, 6, 9, 12, 16 mV/fC
	- last stage for **charge inversion (**positive or negative)
- Input **capacitance**: can operate from sub-pF to several nF
- Maximum **charge**: 2 pC in **linear range**, **fast recovery** from 50 pC
- Semi gaussian DDF c-**shaper 3rd order**
	- **Configurable** ion tail **suppression**: none, mild or strong
	- **Adjustable peaking** time: 25, 50, 100, 200 ns
	- Leakage-adaptive, **BGR-stabilised baseline**

NATIONAL LABORATORY

VMM3a **Discrimination, Charge and Time**

- Global 10-bit DAC for adjusting the **threshold Discrimination** with sub-hysterisis (effective 2mV)
- Adjustable **5-bit discrimination** threshold **per channel** to adjust at ~mV level
- **Neighbour** logic to trigger sub-threshold channels with inter-chip communication 6
- Configurable **direct output** per channel and serial fast output of address as an OR of all channels
- **Peak detection**: measurement of peak **amplitude** and storage in analog memory
- **Time detection**: measurement of **peak/threshold** timing through a configurable time to amplitude converter (**TAC**: 60, 100, 350, 650 ns) and storage in analog memory
	- Clock working mode on **synchronous** machines but also as strobe for **asynchronous** operations

VMM3a **ADCs ⁷**

- **6-bit ADC**, **single stage** conversion with **adjustable** conversion **time** and **offset**, completes within **25 ns from peak**
- **10-bit ADC**, **200 ns adjustable** conversion time/offset, for peak **amplitude** conversion
- **20-bit timing information** with 8-bit ADC, **100 ns** conversion time + 12-bit Gray-code counter, BC clock
- **2 step mode conversion for 10-bit & 8-bit ADCs** First stage the comparison identifies one of the macro-cells and at the second stage the micro-cell is identified, possibility to jump through macro-cells

7

SCK, CS

7

10-bit Current-Mode Domino **ADC** - Functionality

ADC Cells

- **1024** current sources (similar to a digital thermometer)
- **64** macro-shells (6 upper bits xxxxxx0000), **16** micro-shells (4 lower bits 000000xxxx)
- **2 step mode** First the comparison identifies one of the 64 macro-cells Then on second step the lower 4 bits are identified (250ns adj conversion time)
- **8 bit ADC** is build in the similar way (5+3)
- **6 bit ADC** is a **single stage conversion** similar to the 64 macro shells with fast digitisation (50ns)

1x micro-cell

16x micro-cells

16x micro-cells

ADC Performance - 10bit example **⁹**

- In order to evaluate the ADC performance, **a full scan** with fine step was performed
- \cdot The ADC cannot be driven with a sinusoidal waveform for accurate estimation of its "noise" from the FFT
- In that sense the **DNL** and **INL** is calculated and used to estimate the **ENOB** of the 10-bit ADC
- \cdot The non-linearity introduced by the ADC is of the order of **2x10-5**
- **Equivalent number of bits ~8 (noise free)** for the 10-bit ADC

NATIONAL LABORATORY

9

VMM3a Readout & Overall **Architecture ¹⁰**

- **Mixed** mode with peak & time analog output + address **(external ADCs)**
- **Digital continuous** with **internal ADCs** and 38-bit data at 2 outputs with 200MHz DDR, **trigger-less** or with **external trigger** and auto reset
- **Level-0** processor **external trigger mode** with 64-deep latency FIFO programmable acceptance windows with 8b/10b encoding. Each channel could achieve 4MHz, total latency 16us

Modes of operation - Analog

• In two-phase (analog) mode which is the mode originally implemented in the VMM1, the ASIC operates in two separate phases: **acquisition** and **readout** - During the acquisition phase the events are processed and stored in the **analog memories** of the **peak and time detectors**. As soon as a first event is processed, a flag is raised at the digital output.

• Once the process is complete the **ASIC can be switched readout phase**. The first set of amplitude and time voltages is made available at the **analog outputs**. The **address of the channel is serialised** and made available at the digital output using **six data clocks**.

Modes of operation - Analog

- In this mode all **analog buffers are multiplexed** in the analog outputs
- Lengthy operation since each analog signal needs to be sampled while the address is read out serially

Modes of operation - Continuous

- Trigger-less mode with **peak and time detectors convert the voltages into currents** routed to the **6/10-bit ADC and 8-bit ADC respectively**.
- The 10-bit ADC provides a **high resolution** A/D conversion of the peak amplitude
- The 8-bit ADC provides the A/D conversion of the **timing (measured using the TAC peak** or the **threshold to a stop signal). Time associated with global 12-bit** counter.
- In the continuous mode the **64 channel direct outputs** are available as well providing time-overthreshold (ToT), threshold-to-peak (TtP), peak-to-threshold (PtT), or a 10 ns pulse occurring at peak (PtP) or the 6-bit ADC. The **channel self resets** at the end of the timing pulse, thus providing continuous and **independent operation of all 64-channels.**

Modes of operation - Continuous

- This mode provides **continuous trigger-less readout**
- All the outputs and inputs are active and **independent**
- \cdot 6bit ADC conversion within 25ns (configurable + reset)
- 10bit ADC conversion at 200ns (configurable + reset) \leftarrow Leading dead-time per channel
- 8bit ADC conversion at 100ns (configurable + reset)

NATIONAL LABORATORY

Modes of operation - Direct output

• This mode provides **continuous trigger-less readout** • All the outputs and inputs are active and **independent** 6bit ADC conversion within 25ns (configurable) \triangleleft 10bit ADC conversion at 200ns (configurable) < • 8bit ADC conversion at 100ns (configurable) **D1/flag D2 PDO TDO** CA > shaper **logic** or **SETT, SETB** addr. 6-b ADC **ART CKART** 12-b BC bias H DAC H temp H Gray count H registers 10-b ADC 8-b ADC **logic** time peak 4X **FIFO** mux pulser **A** bias **A DAC A temp A Gray count A registers CALL THE READER TO A CATK/L0** 5-b trim **CKTP TDS (ToT, TtP, PtT, PtP, 6bADC)** DAC **H** temp **H** Gray count **H** registers **Hermannian Common Construct** ENA/softreset **64 channels MO** L0 **registers CKDT SCK, CS SDI, SDO TKI/BCR/OCR CK6B IN ANALOG** \longleftrightarrow SLVS \longleftrightarrow LVDS bi-dir \longleftrightarrow 1.2V CMOS $\qquad \qquad$ \longleftarrow CKBC Enabling sfrst, channel resets after 6bit conversion \sim 50ns dead-time Leading dead-time per channel

NATIONAL LABORATORY

Modes of operation - Continuous + ext trigger

- VMM design targets **synchronous** machines hence can be difficult to use in an environment like a **test beam where asynchronous operation** is needed but **precise timing** is needed to be measured (drift time)
- Most chips designed for synchronous machine **suffer from time jitter in such environment**
- On **VMM a mode was foreseen** to do such measurement where the **ckbc** can be used as a **strobe** and **not like a real clock**
- It can be **send as a trigger signal** with a **fixed latency** achieving precise time measurements

- Trigger signal from **external source**
- Can be combined with **register stcr** where **channel resets** if stop signal not occurs within the **TAC ramp**
- **Implies that trigger is propagated** within the TAC ramp up time (**60ns-650ns**)
- The **longer the TAC** though the **lower the resolution** on 8-bit information from the ADC
- Highly correlated trigger readout and noise subtraction

- The **signal processing** is done in the **same way** but the **readout is different.**
- This is an **externally triggered operation** for **synchronous** machines

- **Each channel has a Level-0 Selector** circuit which is **connected to the output** of the channel's latency FIFO.
- The **selector finds events within the BCID window** (maximum size of 8 BC clocks) of a Level-0 Accept and **copies them to the L0 Ch FIFO**. The data are available in the output which is running on **IDLE K28.5** in two data lines and can be readout **DDR at a speed of 640Mbps** (160MHz clock tested, effective bandwidth 560Mbps due to 8b/10b encoding).

NATIONAL LABORATORY

18

found

Latency FIFO takes data from the mixed-signal front-end

- FIFO designed to accommodate 4 MHz data in a 10 µs latency window
- 20-bit data: threshold, amplitude (ADC), timing (ADC)

At **L0 trigger** builds BC trigger window and **selects data** for the L0 CH FIFO

- flushes old data
- fills non-valid data as needed (for simultaneous overflow)
- builds BCID FIFO

Builds event

- BCID followed by valid data with address
- header
- event built in < 1µs

Sends data through two data links (DDR, 640MB/s)`

Single **E**vent **U**pset & **T**otal **I**onisation **D**ose **²²**

- In the VMM3a there are **three types of storage elements** that require SEU protection, the **configuration registers**, the **state machine** control logic and the **L0 logic**
- To mitigate for SEU two techniques are used:
	- **Dual Interlocked Cells** (DICE) for the protection of the configuration registers
	- **Triple Modular Redundancy** (TMR) for the state machines and the L0 Logic blocks
- L0 Data
	- Single-bit faults on data are flagged by a **parity bit**
	- The **parity** is registered in the FIFOs and **transmitted** outside

Test Beams with **Resistive - Micromegas** prototypes

- **Setup** of of 2x MMFE1s on 2x Resistive Micromegas chambers $(Ar+7\%CO₂ 400\mu m$ pitch, 5mm drift)
- Custom made **firmware** and **software** was developed allowing to **trigger** with scintillator system
	- Mode to control the CKBC externally
- **High** data **rate** ~20KHz/channel (VMM can reach 4MHz), arrived at the limit of Gbps UDP connection • Noise levels of 300 *e* ENC at gain 9mV/fC, 200ns

Integration with Micromegas **Production** modules

- **Micromegas** & sTGC Production modules at CERN integrating the VMMs
- All the FE boards are readout through custom made 4.8Gbit serialiser boards with fibres
- Water Cooling is a must in these applications

8x VMMs total 512 channels

sTGC Production Wedge at CERN QS1 QS2 8x VMMs total 512 channels 3x VMMs Wires + Pads

MMFE8 DCDC DCDC

ROC **SCALL SCALL**

50 100 150 200 250 300 350

Theoretical

VMM3a MMFE8 Measured

NATIONAL LABORATORY

Capacitance [pF]

Micromegas Production

Wedge on Cosmic stand

at CERN

400-pin

 21 x 21 mm²

BGA

1mm pitch

25

图图

 250

500

1000

1500

2000

Example of applications

VMM has been as well **of interest** and in some cases **already** made it in the following other than NSW applications:

- Focal Plane Detector for NUMEN
- Interest from n_TOF at CERN
- Mu2e at Fermilab
- DUNE Near Detector at Fermilab
- CERN RD51 SRS system (replace APV hybrids) which is a hub for **many other applications**

Applications - Future SRS VMM users / interested **²⁷**

VMM Production ²⁸

- The **VMM** is **produced** in a 8" **wafer** with 2 copies of the chip in a reticle, **total 113 chips per wafer**. In the same floor-plan other ATLAS ASICs are included
- ATLAS has already produced and package **70,000 Chips** (RD51 another 3k chips)
- Many iterations with experts from Global Foundries to improve the yield (currently $\sim72\%$ due to damage on the Baseline stabiliser circuit). Already got indications on issues in their processes
- Current experience shows yield of ~80% mainly due to BLH probably getting damaged during the process or over etching in some lines (already investigated that with GF)
- In ATLAS we had no time to further investigate the issue and moved forward to production

28

NATIONAL LABORATORY

VMM Future ?

- Clearly VMM is a state of the art ASIC for physics applications
- There is a big demand from several applications and experiments which clearly needs high support. I have though quite a lot of responsibilities in ATLAS as of now which limits me from providing support
- BNL has looked into how to support demands and EIC (if VMM is needed) maybe be a good opportunity to have this support (instrumentation of BNL is already quite expert in VMM)
- The main designer, G. de Geronimo resigned from BNL since VMM3 release but through these years was engaged with specific contract to advance VMM to the state that we have it today
- Clearly 130nm will be around for some years but VMM could become even more attractive
	- Move it to TSMC 65nm technology, much more reliable (many users go away from GF, CERN as well)
	- A point which has been proven difficult in VMM was the implementation of the ADCs. Clearly this is an area of improvement or maybe something from the market can be employed
	- ADC deadtime is what limits the VMM as of now to 4MHz per channel. I imagine that this can be improved if applications need it, implementing more data lines as well for more throughput
- ➡Clearly though those are my thoughts… probably I should hear yours now !

backup

VMM BLH **³¹**

- On VMM3a, under the suspicion of antenna damage, the bridge of the top layer was replaced by a MOSCAP
- **• Just to note that both designs are satisfying the DRC for antenna damage**

• The issue cannot be explained from simulation: Points to damage of the gate, or degradation of it

The Shaper

The VMM Shaper

The VMM "semi-Gaussian" shaper responds to an event with an analog pulse, the peak amplitude of which is proportional to the event charge. The time needed to return to baseline after the peak, depends on the the time constants and the configuration of poles. The VMM facilitates a 3rd order c-shaper with the combination of one real and two conjugate poles. The transfer function $T(s)$ for such shaper is given by the following expression:

$$
T(s) = \frac{1}{(s+p_1)\prod_{i=2}^{(n+1)/2} \left[(s+r_i)^2 + c_i^2 \right]} = \frac{1}{(s+p_1)\left[(s+r_2)^2 + c_2^2 \right]}, \quad n=3
$$

where *n* is the order of the shaper, and r_i , c_i are the real and imaging parts. The roots are:

$$
(s + r_2)^2 + c_2^2 = 0 \Rightarrow s + r_2 = \pm jc_2 \Rightarrow s = -r_2 \pm jc_2
$$

so the transfer function can be written with the simple fractions like:

$$
T(s) = \frac{K_1}{(s+p_1)} + \frac{K_2}{(s+r_2-jc_2)} + \frac{K_3}{(s+r_2+jc_2)}
$$
(1)

where one real pole, pole_{$\emptyset = -p_1$} and the two complex poles, pole₁ = $-r_2+jc_2$ and pole₂ = $-r_2-jc_2 = p_1^*$, $\Re \text{pole}_1 = -r_2$, $\Im \text{pole}_1 = c_2$. The coefficients K_i are:

VMM **Registers ³³**

VMM **Connectivity on the BGA (NSW) ³⁴**

VMM3a connectivity at NSW application **³⁵**

Input protection schema **³⁷**

- Since the VMM2, we have experience major channel (initial NUP4114 issue). Moving to **130nm technology** made the requirements on **input protection higher**. Current protection scheme based on the SP3004 seems inadequate to protect the VMM front ends
- A **dedicated ESD testing procedure** was lunched allowing a systematic test of the VMM input.
- A VMM board (MMFE1) with Panasonic connector and a VMM socket was developed to perform systematic tests. On top a Panasonic based connector daughter-board was built to test different protection schemes and different footprints.
- 220 pF capacitor emulates typical MM strip capacitance, a channel like this survived repeated discharges while without protection is dead after a single discharge. Then **survived zapping overnight (>30,000 discharges)**

Temperature monitoring **38**

The IBM CMOS8RF Design Manual specifies the operating temperature range to be from -55° C to 125° C. However device life time degrades rapidly at high temperatures. The case temperature should be kept below 50° C and preferably in the range 30–40 and should be verified and compared to the junction temperature provided by the VMM ASIC. The VMM includes a temperature sensor which can be read out by appropriately programming the monitor output and digitized by the SCA setting (in configuration mode) scmx = 0 , sm5-sm0 = 000100 (see Table 6). The die temperature is approximately given by:

$$
^{\circ}\mathrm{C} = \frac{725 - V_{\mathrm{sensor}}}{1.85}
$$

where V_{sensor} is the temperature sensor reading in mV. The case temperature of a single-chip

Figure 8: Left plot, the VMM case temperature. Right plot, the junction temperature as a function of time after turn-ON

Calibration - channel trimming 39

Trimmer Range [steps]

Trimmer Range [steps]

- Full scan performed on the channel **trimmers** across full threshold range
- Found that the **full range** of 31 counts shows normal behaviour
- Minimum range of 30mV across all channels, **good uniformity**.
- **Equalisation** can be performed easily

Calibration - channel time walk and resolution 40

- Calibration of the following:
	- **Timing resolution along amplitude**: This is taking into account on the fitting of the event as an error. Other errors like the longitudinal diffusion is negligible with respect this.
	- **Time walk**: There is a dependance of the time finding (peak or threshold) from the signal amplitude. This is a correction applied on the timing reconstruction. Fitting the full distribution will improve more the results. To be done.

Calibration - TAC 41

- **Calibration of the TAC** for different ramps was automatically performed. Skewing clocks method (NSW mode, VMM3/3a) and latency method (Not NSW VMM3) were used to extract the ramping rate and pedestal.
- Uniformity is good, the extracted **constants were used in analysis** to convert from ADC counts to ns

NATIONAL LABORATORY

Calibration - Charge

- VMM features as well an **internal pulser** which can cover the full range on all the gain settings
- Varying the input and measuring the PDO, a charge/gain calibration can be done for each **channel** Slope : 0.7748 ± 4.069e-06 mV/cts 800 xADC Samples [mV] xADC Samples [mV]

100

200

300

400

500

600

700

Constant : 32.82 ± 0.001417 mV

• In the effort of improving the ADCs a gain difference was introduced to the channels,

DAC [counts]

• Not big effect for adjacent channels

NATIONAL LABORATORY

• Small loss of dynamic range

μTPC - The concept **⁴³**

- In the NSW the **track range** is 5^o-28^o for the tracks originated from the IP
- It is mandatory to be able to **reconstruct the position** of a particle that transversed the detector under an angle **with high resolution**
- The **charge centroid method** is proven **not to be able to provide** good resolution for tracks over 5o.
- Instead a **new method** was implemented in the Micromegas called the **μTPC**
- This method implies on **measuring with high accuracy** (<3ns) **the arrival time** of the primary ionisation above a strip.

μTPC - **Clustering** under an angle **⁴⁴**

- **Clustering** strips for **inclined tracks** is a challenging task due to:
	- Ionisation statistics, there are **fluctuations** on **primary** cluster generation that can give "holes" in between a cluster of strips **depending on the incident track angle**
	- Generation of **delta electrons**
	- **Multiple** track events
	- **Noise** in the system
- For this reason, a **pattern recognition technique** including the **Hough** Transform is used as a **filter** efficiently removing noise, delta electrons, separating double track events

VMM Embedded Readout Software (VERSO) **⁴⁵**

- For the test-beams, a **DAQ + control software** was **developed** allowing operations like configuration and calibration. Highly configurable, multi-threaded and reliable (VMM electronics)
- The applications is developed in Qt and C++ based on a UDP handshake protocol

