Readout & DAQ

Fernando Barbosa <u>Kai Chen</u> Jin Huang

Streaming VII Workshop November 18, 2020

Outline

- EIC streaming readout architecture
- Potential general purpose R&D
- FELIX-based DAQ in the ATLAS (HL-LHC) & DUNE experiments



FEBs & FEPs Development

- "Coalesce" specifications to minimize the number of ASIC/FPGA/PCB part numbers
- Power is now nominally 1 W \pm 0.25 W per ASIC (64 ch, 32 ch). Cooling systems will be an integral part of the detector design
- Serviceability as a design criteria
- ASIC Development timeline is critical
 - From "scratch" is a big undertaking
 - Look to existing designs and possible updates
- Standardization of data format (header, timestamp, etc.) at the system design level
- PCB board design and assembly should meet standards like IPC
- Firmware development requires specialized expertise in close connection with both the detector development and the DAQ systems
- Power demands for the FEPs, which are outside of the detector volume, can be high: cooling and other infrastructure needs are easier to manage
- Testing and integration (w/ detectors/prototypes) takes considerable time and resources

Readout Channels

| Detector | Sub-system | Туре | Sub-type | Channels | Detector | Sub-system | Туре | Sub-type |
|------------|------------------------|--------|------------------|----------|-----------|---------------------|-----------|----------|
| Tracking | | | | | PID | | | |
| | Silicon Vertex Tracker | Si | Pixel | 200M | | mRICH @ e-endcap | RICH | PMT/SiPM |
| | ТРС | GEM | Pads | 160K | | dRICH @ h-endcap | RICH | PMT/SiPM |
| | GEM | GEM | Strips | 217K | | GEM RICH | GEM | Strips |
| | uRWELL | GEM | Strips/Pads | | | hpDIRC @barrel | DIRC | PMT/SiPM |
| | Cylindrical Micromegas | GEM | Strips | | | psTOF @barrel | TOF | PMT/SiPM |
| | Drift Chambers | DWC | Wires | | | LGAD TOF | TOF | PMT/SiPM |
| | sTGC | GFM | Pad. Strip. Wire | | | LAPPD/MCP-PMT TOF | TOF | PMT/SiPM |
| | Straw Tubes | Straw | Wires | | | | | |
| | | 501400 | Whes | | Far Forwa | rd Detectors | | |
| | | | | | | ZDC | | PMT/SiPM |
| Calorimeti | ry . | | | | | Low Q2 tagger | | PMT/SiPM |
| | e-EMCal | Cal | PMT/SiPM | 5k | | Luminositymonitors | | PMT/SiPM |
| | C-EMCal | Cal | PMT/SiPM | 24k | | Roman Pots | Si Strips | Si |
| | h-EMCal | Cal | PMT/SiPM | 26k | | Proton Spectrometer | | PMT/SiPM |
| | h-Hcal | Cal | PMT/SiPM | 3k | | Lepton Polarimeter | | PMT/SiPM |
| | c-Hcals | Cal | PMT/SiPM | 2.8k | | Hadron Polarimeter | | PMT/SiPM |

| | | Channels | |
|---------|----------|----------|------------------|
| Readout | Channels | w/+10% | |
| Variant | (actual) | Spares | Туре |
| V1 | 200M | 220M | Si |
| V2 | 220k+ | 242k+ | Straw/GEM - fADC |
| V3 | 377k+ | 415k+ | GEM |
| V4 | 461k+ | 507k+ | PMT/SiPM |

Channels

300k 220k 100k

ASIC Technology Nodes





- Presently, the most popular node at MOSIS for TSMC is 180 nm
- For comparison, the 250 nm node, popular in our community for a number of years, is still supported by TSMC and MOSIS. The 250 nm technology node debuted in 1995
- It is likely that any present robust technology in use by our community will still be supported in 10 years
- CERN evaluates and qualifies silicon technology processes, provides support to HEP community for selected technologies, releases mixed signal PDKs with rad-hard IP blocks for the different design nodes

ASIC Surveys

- ASICs for calorimeter, various gaseous detector, silicon timing detector, to support energy (with amplitude measurement, full pulse high speed digitization in Gsps level, or continuous digitization) and timing measurement with resolution as good as 10ps level.
- Support various of dynamic range, peaking time, gain, buffer depth and sampling rate
- Data rate reduction
 - Self-triggering
 - Zero-suppression and loss-less compression in digital domain
- Data Stream from front-end ASIC can be collected by Data Aggregator ASIC like the GBT series chips

| APV25 | PA+SH+Analog memory | | |
|------------------|---|--|--|
| SAMPA | PA+SH+ADC+DSP | | |
| DREAM | PA+SH+SCA (+ external ADC) | | |
| AFTER | PA+SH+SCA (+ external ADC) | | |
| VMM3 | PA+SH+Timing+Amplitude | | |
| TIGER | PA+SH+Timing+Amplitude | | |
| GEMROC1 | PA+SH+Discriminator+Timing | | |
| MAROC3A | PA+SH+Discriminator+ADC+Timing | | |
| ALFE | PA+SH | | |
| ALTIROC for LGAD | PA+Discriminator+Timing | | |
| ETROC for LGAD | PA+Discriminator+Timing | | |
| HGCROC | PA+SH+ADC+Timing | | |
| TOFPET2 | PA+Discriminator+ADC+TDC | | |
| PASTTREC | PA+SH+Discriminator | | |
| COLUTA | 8-ch ADC: 40Msps, rad-hard, 14 bit dynamic range | | |
| NEVIS ADC | 4-ch ADC: 40Msps, rad-hard, 11.7 bit dynamic range | | |
| WASA | 50Msps ADC | | |
| SAMPIC | SCA+ADC +Timing | | |
| DRS series | SCA w/o digitizer | | |
| TARGETX | SAC w/ digitizer | | |
| | | | |

Outline

- EIC streaming readout architecture
- Potential general purpose R&D
- FELIX-based DAQ in the ATLAS (HL-LHC) & DUNE experiments

High Precision Timing Distribution (HPTD)



Fix-latency (power cycling) Phase adjustment in BE (and FE when w/ FPGA) Phase compensation (temperature drift) Phase measurement in BE

- With Xilinx FPGA:
 - **Resolution** for phase adjustment is about *(Unit Interval)/64*, e.g. ~1.5ps for 10G link
 - Precision for phase measurement can also reach ~1ps
- CERN HPTD group is working on the R&D for HL-LHC experiments
 - tx_phase_aligner project for fix-latency
 - TCLink project for phase compensation
 - https://ep-ese.web.cern.ch/project/high-precision-timing
- R&D will be needed to aim at the machine parameters of EIC

High Speed Links Development @ CERN



| | CMOS | Power Consumption | Link Speed | TID |
|--------------------------|---------------|---|--|----------|
| GOL for LHC (e.g. ALICE) | 250 nm | 400 mW/chip | Uplink: 1.6Gb/s | ~10Mrad |
| GBT for LHC Run-3 | 130 nm (1.5V) | 980 mW/chip | Bidirectional: 4.8Gb/s | ~100Mrad |
| LpGBT for HL-LHC Run-4 | 65 nm (1.2V) | 500 mW (5.12 Gbps) 750 mW (10.24 Gbps) | Uplink: 5.12/10.24 Gb/s Downlink: 2.56 Gb/s | ~200Mrad |

High Speed Links Development @ CERN



Sources from CERN EP Department

28Gbps NRZ / 56Gbps PAM4 Transmitter with **28nm** CMOS **Si-Photonics**: integration of optoelectronic devices in a "Photonic Si chip", by using WDM: 40Gbps NRZ is possible. **Mach-Zehnder Modulator** is also insensitive to NIEL.

COTS Devices in Radiation Environment



FPGA:

- SRAM-based or Flash-based
- TMR (Triple Modular Redundancy) for user logic
- Scrubbing for FPGA configuration
- Data coding with error detection and correction
 Many rel
- *Remote reconfiguration*

TID and SEE R&D for other general-purpose COTS chips:

- ADC for digitization
- Amplifiers
- Voltage regulator
- COTS transceiver
- Clock chips

Many relative R&D for devices in existing experiments. Need the requirements (with safety factors) for different sub-detectors. ¹²

Outline

- EIC streaming readout architecture
- Potential general purpose R&D
- FELIX-based DAQ in the ATLAS (HL-LHC) & DUNE experiments





PCIe Card Prototype for ATLAS HL-LHC and DUNE





- PCle Gen-4 for prototype; May be upgraded to Gen-5 for future version
- Optical links up to 28Gbps



ATLAS in HL-LHC (from 2027)



- Trigger rate: 1MHz
- ~200 interactions per bunch-crossing
- Data rate: 5.2 TB/s
- ~20,000 fibers with detector

FELIX:

- Distribute trigger & command signals to the Front-Ends
- Transmits the full detector data up to the Data Handlers

Data Handlers:

- Receives the data from FELIX servers over the network at 1 MHz
- Performs data formatting and send data fragments to the Dataflow system

Dataflow:

- **Event Builder** builds event records and manages the storage volume of the Storage Handler system
- **Storage Handler** buffers event data before and during processing by the Event Filter
- **Event Aggregator** collects, formats and transfers the output to CERN permanent storage

ATLAS in HL-LHC (from 2027)



- Trigger rate: 1MHz
- ~200 interactions per bunch-crossing
- Data rate: 5.2 TB/s
- ~20,000 fibers with detector

FELIX:

- Distribute trigger & command signals to the Front-Ends
- Transmits the full detector data up to the Data Handlers

Data Handlers:

- Receives the data from FELIX servers over the network at 1 MHz
- Performs data formatting and send data fragments to the Dataflow system

Dataflow:

- **Event Builder** builds event records and manages the storage volume of the Storage Handler system
- **Storage Handler** buffers event data before and during processing by the Event Filter
- **Event Aggregator** collects, formats and transfers the output to CERN permanent storage

DUNE SP Far Detector (from 2027)



- Streaming readout
 - ~11.3Tb/s data streaming via 1,500 fibers per 10kton SP module (384k ADC channels)
- ~100 seconds buffer for the full Supernova Neutrino Burst (SNB) data: ~150TB
- ~10 seconds transient buffer for SNB triggering

Data format (for ATLAS in Run3 and ProtoDUNE SP)



- Fixed block size of 1 kB (larger for SP-ProtoDUNE)
- The DMA runs continuously, thereby eliminating DMA setup overheads and achieving high throughput
 (about 12 GB/s for the Gen-3 16-lane interface of the FLX-711).
 - 32 bits block header: E-link ID, Block sequence, Start of block symbol

16-bits trailer: Fragment type (first, last, both, middle, null); Flags (error, truncation, timeout, CRC error); Fragment length (10 bits)

| Mode | chunk size | Rate/link | Links/server | chunks rate/server | data rate /server |
|-----------|------------|-----------|---------------|--------------------|-------------------|
| GBT | 40 bytes | 100 kHz | 384 (2 cards) | 38.4 MHz | 15 Gbps |
| FULL | 4800 bytes | 100 kHz | 12 (1 card) | 1.2 MHz | 46 Gbps |
| ProtoDUNE | ~480 bytes | 2 MHz | 10 (1 card) | 20 MHz | 74 Gbps |

ATLAS: stable operation up to 150 kHz/ 200 kHz for GBT/FULL mode, For FELIX + SW ROD performance and evaluation of 1MHz trigger rate: <u>Carlo's talk in NSS2020</u>

Summary

• Streaming readout:

- Streaming readout front-end supporting high speed data transmission off the detector
- Aim to archive all raw data, after data reduction techniques with minimal physics loss:
 - Zero-suppression and loss-less compression
 - Self-triggering in ASIC design
- Mitigation of high backgrounds: further data reductions :
 - Calorimeter-based trigger signals that throttles the data stream
 - Feature extraction and noise filtering
- A reliable DAQ:
 - Global timing synchronization with low-jitter beam collision clock
 - Low and deterministic data loss with busy handling
- Potential general purpose R&D:
 - High precision timing distribution over large system
 - COTS chips in radiation environment: FPGA/ADC/Amplifier/Clock/Power
 - 5/10G level Opto-electronics (transceiver and optical module) aimed on EIC requirements
 - Power distribution to sub-detectors, rad-hard power regulators
 - Machine learning in DAQ firmware for noise/background reduction

Extra Information...

Power for Chips



- See *G. Ripamonti*'s slides in TWEPP 2020
- http://project-dcdc.web.cern.ch/project-DCDC

High Bandwidth COTS Solutions for Back-End

- Xilinx: **112Gb/s PAM4** SERDES will be supported by Versal devices; Intel has also demonstrated 112Gb/s PAM-4 Transceiver I/O
- 200G/400G will be available for single lane with **coherent optical transmission**
- Terabit Ethernet: 800 Gbit/s and 1.6 Tbit/s may become IEEE standard in 2025
- PCIe Gen 6 with PAM4: 128GB/s per 16 lanes (specification to land in 2021); Extended PCIe like CCIX >200GB/s is possible.



