Choose timezone
Your profile timezone:
ESB/DAQ Readout + System Testing
→
US/Eastern
Description
- https://uregina-ca.zoom.us/j/98915102548?pwd=6Be10hz7OQ3WLS2NvFGKcenSx5MbF6.1
ESB/Systems Testing Meeting
July 14, 2026
Attendees: Jeongsu Bok, Shinhyung Kim, Tegan Beattie, Halen Davies, Bobae Kim, Jun Hyung Park, Junseop Shin, Sanghoon Lim, Regina Caputo, Adam Schoenwald, Bo Gyeong Seo, Zisis Papandreou
Agenda
- Updates
- KNU Report 1 - Jun Hyung summing boards
- KNU Report 2 - Bo gyeong HGCROC analysis KEK
- KNU Report 3 - Junseop; LMS and cooling
- AOB
- Next meeting
Minutes
- Updates: We expect an update later today from Hall D. Zisis will let folks know.
- KNU Report 1
- Individual, parallel, hybrid (parallel and series) boards tested, with e-room tech summing board, 2 diff op-amps 6629 had oscillation, chose 6723. Also board by NOTICE (hybrid and parallel) were tested.
- KEK test at PF-AR. Detector put on 1st and 3rd module. Dynamic range 224-2400 pC. Explored parameters of HGCROC (Rf, Cf, Cf comp, Gain conveyor. ADC, peak ADC, TOT and TOA data obtained (parallel and hybrid); 20 sample delay; w/o op-amp signal considerably delayed. DC offset 2.63V (effective voltage -2.36 V! AC coupling not affected. Added resistor values to fix this; gain reduction 0.4. Min Npe 21000 for CERN expected: maintain good Eres. 5 SFILs, 3x6 modules. Compact mini SiPM board plus window board were designed. More details next week (Jeongsu).
- KNU2:
- Peak-ADC use crystal ball function for fitting; non linearity at low region, crystal ball is better. Changed HGCROC parameters (esp. gain conveyor); Cf did not affect things. Examined ADC saturation; will chose suitable preamp. Calorimeter with LED ADC response. Checked phase (16 phases in HGCROC); no big dependence. Crystal ball vs semi gaussian fitting; latter better for fitting. HGCROC cross talk -> Norbert, 2-3 ADC channels and voltage drop happens; TOA debugging issue. With RCDAQ event splitting (handle packets); Norbert consulted - Martin will look into event pooling.
- KNU3:
- LMS: Used GlueX design and made a new single channel test board and controller board. Did LDSpice simulation. Mosfet transistor (7 ns width). +5V signals similar to LDSpice. LED voltage 4.8 V. Signal with HGCROC. Circuit operating properly. CALOROC will provide 100 ns trigger signal and Schmitt trigger buffer used to improve the quality of of signal; signal disappeared before mosfet. 12 LpGBT Norbert. Zisis asked that a design and operation need not necessarily confine itself to the CALOROC outputs. If something better/easier can be done, this could be accommodated on the PCB that will hold CALOROC.
- Gain variation on SiPM arrays. 92,160 channels on each SiPM. Gain calibration challenging. Bias difference 0.2 V at same SPE. 0.4 arc difference at same 41 V bias. Did this for 9 SiPM arrays.
- Cooling: identical to Manitoba: one side cools SiPMs, other CALOROC. 7 C. Chiller, data logger, pump, silicon and copper tube, T-type thermocouple. Measured at 20 points on Al plate; for 7 days: 1-2 deg diff, max diff 5 C. Will compare to Manitoba next time.
- AOB:
- Regina reported on the organization of the electronics meeting: there were too many options and the responses are not converging. We decided to keep the group small and only to the absolutely essential folks. Regina will re-poll these people after consulting with the GTLs.
- Zisis spoke on logistics: 24 hr notice on presentations, so 9 am EDT on Monday’s. This will allow Maria and Zisis to organize the Tuesday morning slots. This was agreed upon. Zisis uploaded last week’s meeting minutes before today’s meeting, and will upload today’s minutes later today
- Shinhyung will upload the three slides from the three KNU talks today to Indico.
- Next meeting: July 21 on System Testing; Jeongsu will present the August CERN beam test preparations.
There are minutes attached to this event.
Show them.
